

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 512 606 B1

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention
of the grant of the patent:
17.07.1996 Bulletin 1996/29

(51) Int Cl.⁶: H04B 1/16

(21) Application number: 92201159.8

(22) Date of filing: 24.04.1992

(54) **Time-discrete stereo decoder**
Zeitdiskreter Stereo-Decoder
Stéréodécodeur discret dans le temps

(84) Designated Contracting States:
DE ES FR GB IT

(30) Priority: 03.05.1991 EP 91201051

(43) Date of publication of application:
11.11.1992 Bulletin 1992/46

(73) Proprietor: Philips Electronics N.V.
5621 BA Eindhoven (NL)

(72) Inventors:
• Therssen, Dieter Ernest Michel
NL-5656 AA Eindhoven (NL)

• Ginderdeuren, Johan Kamel Jozef
NL-5656 AA Eindhoven (NL)

(74) Representative: Schoonheljm, Harry Barend et al
INTERNATIONAAL OCTROOIBUREAU B.V.,
Prof.Holstlaan 6
NL-5656 AA Eindhoven (NL)

(56) References cited:
EP-A- 0 308 520

EP 0 512 606 B1

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

The invention relates to a receiver having a signal path incorporating a tuner, a demodulator circuit for supplying a stereo multiplex signal comprising a baseband stereo sum signal (L+R), a 19 kHz stereo pilot and a stereo difference signal (L-R) which is double sideband amplitude-modulated on a suppressed 38 kHz subcarrier, a sampler for converting an analog signal into a time-discrete signal and a stereo decoder for time-division multiplex decoding of a time-discrete stereo multiplex signal into time-discrete left and right stereo signals.

A receiver of this type is known *per se*, for example, from the article "Digital Signal Processing type Stereo FM Receiver" by M. Hagiwara *et al.*, published in IEEE Transactions on Consumer Electronics, Vol CE-32, No. 1, February 1986, pp. 37-43.

In the known receiver a desired RF-FM reception signal is converted into an FM-IF signal by means of the tuner. This FM-IF signal is demodulated in the demodulator circuit. When being tuned to an FM stereo transmitter, the desired baseband modulation signal thus obtained comprises a stereo multiplex signal. Such a baseband stereo multiplex signal comprises a stereo sum signal (L+R) between 0 and 15 kHz, a stereo pilot at 19 kHz and a stereo difference signal (L-R) which is double sideband amplitude-modulated on a suppressed 38 kHz subcarrier. In the known receiver this baseband modulation signal and hence the stereo multiplex signal are applied in a digitized form (*i.e.* time and amplitude-discrete) to the stereo decoder which decodes the digital stereo multiplex signal into left and right stereo signals L and R. The sampler which may be arranged, for example, upstream or downstream of the demodulator circuit or which may be incorporated in the demodulator circuit is used for the digitization.

However, outside the frequency range of the stereo multiplex signal the baseband modulation signal may also comprise additional information such as, for example, radio data signals (RDS) and/or traffic transmitter identification (ARI) signals which are modulated on a 57 kHz RDS carrier. In practice it appears to be necessary to filter the digital stereo multiplex signal before decoding this signal, *inter alia* to prevent aliasing of these additional signals. Due to the comparatively small frequency space between the highest frequency in the stereo multiplex signal and the frequency range around said 57 kHz RDS carrier required for said additional information, stringent selectivity requirements are imposed on the filters for selecting the stereo multiplex signal. Such filters are complex and difficult to integrate, which makes them comparatively expensive.

It is an object of the invention to provide a receiver of the type described in the opening paragraph using a time-discrete signal processing in at least the stereo decoder in which a time-discrete baseband stereo multiplex signal is effectively selected and decoded with cir-

cuits which can be very easily integrated.

According to the invention, a receiver having a signal path incorporating a tuner, a demodulator circuit for supplying a stereo multiplex signal comprising a baseband stereo sum signal (L+R), a 19 kHz stereo pilot and a stereo difference signal (L-R) which is double sideband amplitude-modulated on a suppressed 38 kHz subcarrier, a sampler for converting an analog signal into a time-discrete signal and a stereo decoder for time-division multiplex decoding of a time-discrete stereo multiplex signal into time-discrete left and right stereo signals, is therefore characterized in that the stereo decoder comprises a time-discrete halfband low-pass filter circuit having a finite impulse response and a substantially constant group delay time, with a low-pass edge in the amplitude transfer characteristic cated in a transition band which has at least a part in common with the frequency range of said modulated stereo difference signal and with a half-value transfer which is located at the frequency of said 38 kHz stereo subcarrier with respect to which the low-pass edge is substantially point-symmetrical, said receiver also including an interpolation circuit which is coupled to an output of the filter circuit for converting time-sequential even and odd sampling values of the output signal of the filter circuit into time-sequential pairs of simultaneously occurring sampling values, and a dematrixing circuit coupled to the interpolation circuit for a linear combination of said pairs of sampling values and a compensation of the crosstalk between the left and right stereo signals caused by the filter circuit.

A selective digital stereo decoder for use in such a receiver including a filter circuit for selecting the stereo multiplex signal as well as for reducing or decimating the sampling frequency of the stereo multiplex signal is known *per se*, for example, from European Patent Application no. 308,520.

The low-pass edge of the filter circuit of this known stereo decoder is, however, comparatively steep so that this filter circuit is very complex and requires an output sampling frequency of 6×38 kHz.

The invention is based on the recognition that a selection of the stereo multiplex signal without any noticeable loss of signal information on the one hand and a sufficient suppression of signals in the frequency range above that of the stereo multiplex signal on the other hand is possible with a comparatively weak selective low-pass filter by giving such a filter circuit a substantially linear phase transfer and by admitting a suppression of the stereo signal in the stereo multiplex signal, which increases with the frequency in such a way that:

- a half-value transfer at the 38 kHz subcarrier is obtained, *i.e.* the filter circuit halves the amplitude value of a 38 kHz input signal applied to the filter circuit, *i.e.* reduces it by 6 dB, and that
- a low-pass edge in the amplitude transfer characteristic of the filter circuit is obtained which with re-

spect to the point on this edge where said half-value transfer occurs is mainly symmetrical. A property thereof is that the low-pass filter circuit has a frequency-dependent amplitude variation in the transition band, at which the sum of the frequency components located at frequency values substantially symmetrically around the 38 kHz subcarrier is substantially constant and equal to the frequency components in the passband located in the transition band.

When using the measure according to the invention, not only the above-mentioned envisaged selection of the stereo multiplex signal to be decoded and the suppression of signals above the frequency range of the stereo multiplex signal is obtained with said time-discrete low-pass filter, but an improvement of the signal-to-noise ratio is also achieved with respect to the known stereo decoder. Moreover, it is sufficient to use a much lower output sampling frequency without any loss of signal information than in said known case.

The frequency-dependent suppression of the stereo difference signal caused by the low-pass filter circuit gives rise to a crosstalk defined by this suppression which can be simply eliminated by means of a suitably chosen linear signal combination so that a dematrixing of the left and right stereo audio signal is obtained.

A preferred embodiment of a receiver according to the invention is therefore characterized in that the dematrixing circuit comprises first and second dematrixing stages, in which both dematrixing stages a linear sum and difference combination of sampling values is realised.

A further preferred embodiment, in which a correct dematrixing is possible with a comparatively simple circuit configuration, is characterized in that the dematrixing circuit comprises first and second signal combination stages, in which first signal combination stage a sum as well as a difference formation of the output signal samplings of the interpolation circuit is effected, which results in a sum signal and a difference signal, respectively, and in which second signal combination stage a sum and difference formation of said sum and difference signals is effected.

A further preferred embodiment, in which a time alignment of even and odd sampling values of the output signal of the filter circuit required for a correct dematrixing is obtained in an effective way, is characterized in that the interpolation circuit includes an all-pass filter for an amplitude-independent phase shift of at least one of said even and odd sampling values of the output signal of the filter circuit, which phase shift compensates the phase difference between the even and odd sampling values.

A further preferred embodiment is characterized in that the filter circuit comprises a delay compensation branch and a signal branch for separately processing even and odd input signal samplings, the delay compen-

sation branch comprising a number of n cascade-arranged delay circuits and the signal branch comprising a cascade circuit of first to $(2n+1)$ th delay circuits, as well as parallel first to $(n+1)$ th coefficient multipliers, the output signal values of the first to $(n+1)$ th coefficient multipliers being added to the signal samplings which are located time-symmetrically around the $(n+1)$ th delay circuit, said filter circuit having an adder stage for mutually adding the output sampling values of the delay compensation branch, the $(2n+1)$ th delay circuit and the first coefficient multiplier.

When this measure is used, the filter circuit and a further decimation of the sampling frequency can be realised in a simple manner.

Moreover, the signal processing in such a filter circuit also provides the possibility of using substantially all elements of said low-pass filter circuit in a simple manner for realising a high-pass selection. Said additional signals above the frequency range of the stereo multiplex signal can then be selected in an effective manner, while the stereo multiplex signal can be suppressed to a sufficient extent. To this end the receiver according to the invention is preferably characterized by a halfband high-pass filter circuit which has the same half-value frequency, order and group delay time with respect to the low-pass filter circuit and which has a high-pass edge in the amplitude characteristic located in a transition band which corresponds to that of the low-pass filter circuit, while it has the delay compensation branch and the signal branch of the low-pass filter circuit in common and is provided with a differential stage for forming the difference between the output sampling values of the delay compensation branch on the one hand and the sum of the output sampling values of the $(2n+1)$ th delay circuit and the first coefficient multiplier on the other hand, an output of the differential stage also constituting an output of the halfband high-pass filter circuit.

The invention will be described in greater detail by way of example with reference to the Figures shown in the drawings, which Figures only serve to illustrate the invention and in which corresponding elements have identical reference indications.

In the drawings:

Fig. 1 shows a receiver according to the invention; Fig. 2 shows a time-division multiplex stereo decoder for use in a receiver as shown in Fig. 1; Fig. 3 shows the frequency spectrum of a stereo multiplex signal and the transfer characteristic of a time-discrete halfband low-pass filter circuit for use for a stereo decoder as shown in Fig. 2; Fig. 4 shows the frequency spectrum of a stereo multiplex signal at the output of a time-discrete halfband low-pass filter circuit.

Fig. 1 shows a receiver according to the invention which is suitable for receiving radio frequency (RF) FM reception signals comprising a baseband modulation

signal which is FM-modulated on an RF carrier.

This baseband modulation signal may comprise a number of components. A baseband modulation signal whose frequency spectrum is shown in Fig. 3 will be taken as an example. This Figure shows by means of curve C1 a stereo sum signal (L+R) located in a frequency range between 0 and 15 kHz, with f_p being a 19 kHz stereo pilot, C2 being a stereo difference signal (L-R) double sideband amplitude-modulated on a suppressed 38 kHz stereo subcarrier and located in a frequency range between 23 and 53 kHz, and C3 being a radio data signal (RDS) possibly combined with a traffic transmitter identification (ARI) signal in a 4.8 kHz band around 57 kHz.

The stereo multiplex signal in the baseband modulation signal can be considered as a 38 kHz carrier which is amplitude-modulated with one of the two stereo signals, for example L, during the even half cycles ($0-\pi$) and is amplitude-modulated with the other stereo signal, for example, R during the odd halfcycles ($\pi-2\pi$). It is known *per se* from the first-mentioned article that the stereo left and stereo right audio signals are directly decoded from the stereo multiplex signal by means of a time-division multiplex decoding at the receiver end.

The receiver shown comprises, consecutively coupled to an antenna input, a tuner T, a demodulator circuit FD, a sampler or A/D converter A/D, a time-division multiplex stereo decoder SD, a mono-stereo selector MSS, a pilot filter PF, and an audio signal processing unit ASP which supplies left and right stereo audio signals to a left stereo loudspeaker LS and a right stereo loudspeaker RS, respectively. The stereo decoder SD comprises a time-discrete halfband filter circuit QMF coupled to an input I of SD, which circuit functions as a time-discrete halfband low-pass filter circuit (QMF I-SMO) between the input I and a stereo multiplex signal output SMO and as a time-discrete high-pass filter circuit (QMF I-RDO) between the input I and a radio data signal output RDO. The stereo decoder SD also comprises an interpolation circuit IC coupled to the signal output SMO, followed by a dematrixing circuit DEM. The radio data signal output RDO is coupled to a radio data signal processing unit RDS for processing a radio data signal. Dependent on the nature and the information in the received radio data signal, the radio data signal processing unit RDS may supply tuning control signals to the tuner T and/or realise a visual display of an RDS message.

In the tuner T a desired radio frequency FM reception signal in the frequency range between 88 and 108 MHz is converted into an FM intermediate frequency (IF) signal, and after intermediate frequency selection and amplification it is demodulated into an analog baseband signal in the demodulator circuit FD. The baseband modulation signal described above becomes available in an analog form at the output of the demodulator circuit FD. This analog baseband modulation signal is digitized in the A/D converter A/D in which use is made of a sampling frequency, hereinafter referred to

as the first sampling frequency, which is a multiple of the 19 kHz pilot frequency and is 152 kHz in a practical implementation. Due to the digital signal processing in the time-division multiplex stereo decoder SD a separate signal processing of the different signal components in the baseband modulation signal is of the greatest importance. In fact, it should be avoided that aliasing effects and spurious signal response cause signal components of the data channel to reach the frequency range of the baseband stereo multiplex signal, and conversely. Such a signal separation is obtained with the time-discrete halfband filter QMF which operates as a time-discrete low-pass filter circuit QMF (I-SMO) between the input I and the stereo multiplex signal output SMO. This will be further elucidated hereinafter.

The low-pass selection in the time-discrete halfband low-pass filter (QMF (I-SMO)) is followed by an interpolation in the interpolation circuit IC and a dematrixing in the left and right stereo audio signals in the dematrixing circuit DEM. These left and right stereo audio signals L and R become available at first and second outputs of the dematrixing circuit DEM, which dematrixing circuit DEM also has a third output at which the stereo sum signal L+R is available. A mono/stereo selection is effected in the subsequent monostereo selector MSS. In the pilot filter PF 19 kHz interference components are suppressed, while in the audio signal processing unit ASP there is a digital/analog conversion and a possible audio signal amplification and tone control, followed by a sound reproduction via LS and RS.

The clock frequencies required for the digital signal processing, which frequencies comprise those for the above-mentioned first sampling frequency, are coupled to the 19 kHz stereo pilot via a phase-coupled loop connected to the stereo multiplex signal output SMO. This phase-coupled loop comprises a multiplier stage M1 operating as a phase detector, a low-pass filter LP1, a controllable oscillator VCO and a frequency-dividing circuit DIV which is coupled to the first multiplier stage M1 via a quadrature output. The frequency-dividing circuit DIV supplies a local 19 kHz stereo pilot at this quadrature output, which pilot is in phase quadrature with respect to the 19 kHz stereo pilot in the stereo multiplex signal supplied from the stereo multiplex signal output SMO. The frequency of the controllable oscillator VCO is chosen to be such that all clock and sampling frequencies required for the digital signal processing in the receiver can be derived therefrom by means of further frequency-dividing circuits which are not shown.

The stereo multiplex signal output SMO is also coupled to a second multiplier stage M2 to which a local 19 kHz in-phase stereo pilot is applied from an in-phase output of the frequency-dividing circuit DIV. The second multiplier stage M2 operates as a synchronous amplitude detector for the 19 kHz stereo pilot in the received stereo multiplex signal. The second multiplier stage M2 applies a control signal to the mono-stereo selector MSS via a second low-pass filter LP2 for an automatic

mono-stereo change-over controlled by the received 19 kHz stereo pilot.

As already noted hereinbefore, an effective suppression of signal components above the frequency range of the stereo multiplex signal is of essential importance for a satisfactory stereo signal processing. Particularly for modulation signals which, as shown in Fig. 3, comprise RDS and ARI signal components, aliasing effects and other perturbations may occur in the stereo audio signal owing to insufficient suppression of these components. For an effective selection of the stereo multiplex signal the time-discrete halfband low-pass filter QMF (I-SMO) has an amplitude transfer characteristic which is shown in Fig. 3 in an idealized form by means of curve C4. In contrast to the filter circuits hitherto known, which have a low-pass edge in the amplitude transfer characteristic, located in a transition band between the highest frequency in the stereo multiplex signal and the lowest frequency of the RDS/ARI signal, the transition band of the low-pass edge in the amplitude transfer characteristic of the time-discrete halfband low-pass filter QMF (I-SMO) is located in the frequency range of the stereo difference signal (L-R) (curve C2) between 23 kHz and 53 kHz. Consequently, the slope of the low-pass edge of the low-pass filter circuit (QMF I-SMO) may be considerably less steep than that of the known filter circuits so as to achieve an effective suppression of the signal components located in the frequency range above that of the desired stereo multiplex signal. As a result, the low-pass filter circuit (QMF I-SMO) may be of a comparatively low order (for example, of the fifth order) and operate at a comparatively low clock frequency, so that the low-pass filter circuit (QMF I-SMO) may have a simple circuit configuration. A further result is that stereo crosstalk occurs between the even and odd sampling values, occurring at a 76 kHz sampling frequency, of the stereo multiplex signal selected by the low-pass filter circuit QMF (I-SMO). Consequently, it is no longer possible to decode the left and right stereo audio signals directly from the selected stereo multiplex signal by means of the aforementioned known time-division multiplex decoding method, but a dematrixing operation is required to eliminate this crosstalk. This will be further elucidated hereinafter.

To enable a linear dematrixing of the stereo multiplex signal selected by the low-pass filter circuit (QMF I-SMO), the phase transfer of the low-pass filter circuit (QMF I-SMO) should be substantially linear in its range of operation, or in other words, the group delay time of the low-pass filter circuit (QMF I-SMO) should be substantially constant. Moreover, the amplitude transfer in the passband should be substantially flat and in the frequency range of the low-pass edge, i.e. in the transition band, it should decrease with the frequency in such a way that a half-value transfer is obtained at the 38 kHz subcarrier and that the amplitude transfer characteristic is substantially symmetrical with respect to the point at which said half-value transfer occurs. The low-pass filter

circuit (QMF I-SMO) therefore has the properties that the filter circuit reduces the amplitude value of a 38 kHz input signal component by half, i.e. by 6 dB, that it is sufficient to have an input or first sampling frequency of 152 kHz and an output sampling frequency of 76 kHz and that the low-pass filter circuit in the transition band has a frequency-dependent amplitude variation, in which the sum of the frequency components is substantially constant at frequency values located substantially symmetrically around the 38 kHz subcarrier and is equal to the frequency components in the passband located in the transition band.

Due to the selection in the low-pass filter QMF (I-SMO) a coherent signal addition of the lower and upper sidebands of the stereo difference signal (I-r) is obtained, which is substantially half the amplitude of the original stereo difference signal (L-R). This results in a fixedly defined crosstalk of the stereo information which is carried by the original even and odd signal samplings. The following stereo signal combinations are obtained at the output SMO at a 76 kHz sampling frequency at the even and odd sampling instants:

Instant:	Stereo signal combination:
0	$(L+R)+(1-r)=3/2L+1/2R$
1	$(L+R)-(1-r)=1/2L+3/2R$
2	$(L+R)+(1-r)=3/2L+1/2R$

The crosstalk between the left and right stereo signals which is introduced into a stereo multiplex signal due to the suppression by the low-pass edge of the low-pass filter QMF(I-SMO) can be subsequently compensated by means of a simple linear signal processing operation.

The low-pass edge is to start preferably after the highest frequency of the stereo sum signal (L+R) and before the lowest frequency of the stereo difference signal (L-R) and should mainly exhibit a linear decay. Time-discrete halfband low-pass filters such as the filter QMF between the input I and the output SMO are known *per se* and can be dimensioned in such a way that they have phase and amplitude characteristics which are substantially linear and approximate the idealized curve C4 in Fig. 3 to a sufficient extent for a correct selection of the stereo multiplex signal. Such filter circuits are very suitable for the above-mentioned selection of the stereo multiplex signal.

Fig. 4 shows the frequency spectrum of a stereo multiplex signal after filtering by the low-pass filter QMF (I-SMO). This Figure shows that the FM triangular noise which increases quadratically with a frequency and is large, particularly in the upper sideband of the stereo difference signal, is additionally suppressed. As a result, the signal-to-noise ratio is improved as compared with

the aforementioned known receiver.

The alternately successive even and odd sampling values of the selected stereo multiplex signal supplied by the filter QMF at the signal output SMO occur at a sampling frequency of 76 kHz, as has been noted hereinbefore. These even and odd sampling values are mutually shifted in phase in the interpolation circuit IC in such a way that they become simultaneously available at outputs of the interpolation circuit IC at a sampling frequency of 38 kHz. Such a signal processing operation can be realised by means of a known bireciprocal half-band filter.

As already stated hereinbefore, the left and right stereo audio signals are subsequently dematrixed in the dematrixing circuit DEM by means of suitably chosen linear signal combinations.

Fig. 2 shows a practical embodiment of a stereo decoder for use as a time-division multiplex decoder of the stereo information in a receiver as shown in Fig. 1. The time-discrete halfband low-pass filter circuit QMF (I-SMO) is constituted by an 11-tap symmetrical FIR (finite impulse response) filter of the fifth order which is known *per se*, for example, from the article "A trick for the design of FIR halfband filters" by P.P. Vaidyanathan and T. Q. Nguyen, published in IEEE Transactions on Circuits and Systems, Vol. CAS 34, No. 3, March 1987, pp. 297-300. The filter circuit QMF has a delay circuit 30 via which the input I is coupled to a delay compensation branch 31 to 34, and a signal branch 1 to 5, 10 to 20 and 35 to 40. The delay circuit 30 operates at a clock frequency which is equal to the first sampling frequency (152 kHz), while the other elements of the filter QMF operate at a clock frequency which is equal to half the value of the first sampling frequency (76 kHz). This provides the possibility of delaying one of the even and odd, for example, the even input signal samplings and to process, in this example, the odd samplings in the signal branch, or conversely. The delay compensation branch incorporates four cascade-arranged delayed circuits 31 to 34 and the signal branch incorporates a cascade circuit of first to ninth signal delay circuits 35 to 43. Each delay circuit 35 to 43 is incorporated between a successive pair from a series of adder circuits 10 to 19. For example, the first delay circuit 35 is incorporated between adder circuits 10 and 11, the second delay circuit is incorporated between the adder circuits 11 and 12, and so forth. Inputs of the adder circuits 10, 19; 11, 18; 12, 17; 13, 16; 14, 15 are connected to outputs of first to fifth coefficient multipliers 1 to 5, respectively. Inputs of these first to fifth coefficient multipliers 1 to 5 are connected in common to the input I of the stereo decoder SD. Due to this structure the signal samplings located symmetrically with respect to time around the fifth delay circuit 39 are added to the output signal values of the first to fifth coefficient multipliers. An input of the adder circuit 10 is connected to a reference zero value, while an output of the adder circuit 19 is connected both to the adder circuit 20 and to an inverting input of an adder

circuit 29 operating as a differential stage. An output of the delay compensation branch is connected to inputs of the adder circuits 20 and 29. Outputs of these adder circuits constitute the afore-mentioned stereo multiplex signal output SMO and the radio data signal output RDO, respectively. An amplitude transfer characteristic as is illustrated by means of curve C4' in Fig. 3 is obtained by means of a suitable choice of the coefficients or weighting factors of the coefficient multipliers 1 to 5, which curve approximates the desired amplitude transfer characteristic C4 closely enough for a correct operation of the stereo decoder according to the invention.

To understand the invention, a further elaboration on the operation of the filter QMF is not necessary and reference is made to the above-mentioned article.

In the interpolation circuit IC subsequent to the filter QMF an alignment is realised of the even and odd signal samplings supplied by the filter QMF at the signal output SMO. The interpolation circuit IC is to realise an amplitude-independent phase shift of at least one of said even and odd sampling values of the output signal of the filter circuit QMF so that these even and odd sampling values are simultaneously available. To this end use can be made of a FIR (finite impulse response) or IIR (infinite impulse response) filter. Such filters are known *per se*, for example from the article "The digital all-pass filter: a first versatile signal processing building block" by P.A. Regalia *et al.*, published in Proceedings of the IEEE, vol. 76, no. 1, January 1988, pp. 19 to 32.

The interpolation circuit IC, shown in Fig. 2, at the signal output SMO of the filter QMF has a delay branch 44 and a signal branch 6, 7, 24 to 26, 45. The delay compensation branch is provided with a delay circuit 44 which operates at a clock frequency of 76 kHz. The signal branch of the interpolation circuit IC includes a coefficient multiplier 6 coupled to the signal output SMO and having an output connected to an inverting input of a first adder stage 24 operating as a differential stage, an output of which is connected to an inverting input of an adder stage 25 also operating as a differential stage and, via a second coefficient multiplier 7, to a non-inverting input of a third adder stage 26 operating as a differential stage. An output of this third adder stage 26 is connected to a non-inverting input of the adder stage 25 and, via a delay circuit, to the non-inverting input of the adder stage 24 as well as to an inverting input of the adder stage 26. The circuits in the signal branch 6, 7, 24 to 26, 45 operate at a clock frequency which has half the value of the clock frequency of the delay circuit 44, i.e. 38 kHz. The output of the delay circuit 44 and the output of the adder stage 25 constitute outputs of the interpolation circuit IC at which the even and odd signal samplings occur simultaneously at a sampling frequency of 38 kHz. The interpolation circuit IC converts sequentially occurring even and odd signal samplings into pairwise simultaneously occurring even and odd signal samplings by means of an amplitude-independent phase shift of the even input signal samplings with re-

spect to the odd ones, or conversely. The weighting factor of the coefficient multiplier 6 has no function in the actual signal processing in the interpolation circuit IC, but mainly serves for optimum utilization of the available register length of the digital divider circuits of IC. Said phase shift can be adjusted to a desired value by means of the weighting factor of the coefficient multiplier 7. To understand the invention, a further elaboration on the operation of the interpolation circuit IC is not necessary and reference is made to the last-mentioned article.

The dematrixing circuit has first and second signal combination stages for dematrixing the left and right stereo audio signal. The first and second signal combination stages comprise adder stages 27, 28 and adder stages 23, 22 operating as differential stages which are coupled to outputs of the adder stages 27, 28. If the output of the delay circuit 44 of the interpolation circuit is referred to as IC1 and the output of the adder stage 25 of the interpolation circuit IC is referred to as IC2, then IC1 is connected to an inverting input of the adder stage 27 via a coefficient multiplier 8 as well as to inputs of the adder stage 22 and an adder stage 21. IC1 is also coupled to a non-inverting input of the adder stage 28. IC2 is coupled to a non-inverting input of the adder stage 27 via a coefficient multiplier 9. IC2 is also coupled to an inverting input of the adder stage 28, as well as to inputs of the adder stages 23 and 21. Outputs of the adder stages 21 to 23 supply the baseband mono audio signal and the right stereo audio signal and left stereo audio signal, respectively. The coefficient multipliers 8 and 9 multiply the sampling value applied to these coefficient multipliers by weighting factors of 1/2 and 2, respectively. These weighting factors are chosen to be such that they compensate the weighting factors introduced by the other coefficient multipliers of SD in the sampling values at IC1 and IC2 and simultaneously enable an effective dematrixing of the left and right stereo audio signals in DEM.

As is evident from the foregoing, the inventive idea can also be worked out with different types of filter circuits than the ones shown and the class of time-discrete halfband low-pass filter circuits may very well provide digital or non-digital versions in which, for example, switched capacitors are used and which deviate in their form from the ones shown but whose operation corresponds to what the claims state with respect to their filter properties.

The time-discrete halfband filter QMF of the symmetrical FIR filter type shown in Fig. 2 can easily be extended to a high-pass filter by means of the adder circuit 29. The filter circuit QMF has a transfer with a high-pass characteristic between the input I and the output RDO which is opposed to the low-pass characteristic illustrated by means of curve C4 in Fig. 3. This provides the possibility of using the filter QMF also for selecting the radio data signal RDS and/or the ARI signal.

In the embodiment of the time-discrete halfband filter QMF shown a high-pass characteristic is easily ob-

tained by means of the adder circuit 29. As is known from the article relating to this filter, the time-discrete halfband filter circuit QMF operating as a high-pass filter between the input I and the radio data signal output RDO has the same half-value frequency, order and group delay time as the low-pass filter circuit, a high-pass edge in the amplitude characteristic located in a transition band which corresponds to that of the low-pass filter circuit, and it has the delay compensation branch and the signal branch of the low-pass filter circuit in common. The high-pass filter circuit is provided with a differential stage for forming the difference between the output sampling values of the delay compensation branch on the one hand and the sum of the output sampling values of the $(2n+1)$ th delay circuit and the first coefficient multiplier on the other hand. An output of the differential stage then also constitutes an output of the halfband high-pass filter circuit.

Claims

1. A receiver having a signal path incorporating a tuner (T), a demodulator circuit (FD) for supplying a stereo multiplex signal comprising a baseband stereo sum signal (L+R), a 19 kHz stereo pilot and a stereo difference signal (L-R) which is double sideband amplitude-modulated on a suppressed 38 kHz subcarrier, a sampler (A/D) for converting an analog signal into a time-discrete signal and a stereo decoder (SD) for time-division multiplex decoding of a time-discrete stereo multiplex signal into time-discrete left and right stereo signals, characterized in that the stereo decoder comprises a time-discrete halfband low-pass filter circuit (QMF I-SMO) having a finite impulse response and a substantially constant group delay time, with a low-pass edge in the amplitude transfer characteristic located in a transition band which has at least a part in common with the frequency range of said modulated stereo difference signal and with a half-value transfer which is located at the frequency of said 38 kHz stereo subcarrier with respect to which the low-pass edge is substantially point-symmetrical, said receiver also including an interpolation circuit (IC) which is coupled to an output of the filter circuit for converting time-sequential even and odd sampling values of the output signal of the filter circuit into time-sequential pairs of simultaneously occurring sampling values, and a dematrixing circuit (DEM) coupled to the interpolation circuit for a linear combination of said pairs of sampling values and a compensation of the crosstalk between the left and right stereo signals caused by the filter circuit.
2. A receiver as claimed in Claim 1, characterized in that the interpolation circuit (IC) includes an all-pass filter for an amplitude-independent phase shift of at

least one of said even and odd sampling values of the output signal of the low-pass filter circuit, which phase shift compensates the phase difference between the even and odd sampling values.

3. A receiver as claimed in Claim 1 or 2, characterized in that the dematrixing circuit (DEM) comprises first and second dematrixing stages, in which two dematrixing stages a linear sum and difference combination of sampling values is realised.
4. A receiver as claimed in any one of Claims 1 to 3, characterized in that the low-pass filter circuit (QMF I-SMO) comprises a delay compensation branch and a signal branch for separately processing even and odd input signal samplings, the delay compensation branch comprising a number of n cascade-arranged delay circuits (31-34) and the signal branch comprising a cascade circuit of first to $(2n+1)$ th delay circuits (35-43), as well as parallel first to $(n+1)$ th coefficient multipliers (1-5), the output signal values of the first to $(n+1)$ th coefficient multipliers being added to the signal samplings which are located time-symmetrically around the $(n+1)$ th delay circuit, said filter circuit having an adder stage (10-19) for mutually adding the output sampling values of the delay compensation branch, the $(2n+1)$ th delay circuit and the first coefficient multiplier (1).
5. A receiver as claimed in any one of Claims 2 to 4, characterized in that an input of the interpolation circuit (IC) is coupled to a first output (IC1) of the interpolation circuit via a delay circuit (44), the all-pass filter device comprises first to third adder stages (24,25,26) each having an inverting and a non-inverting input and an output, the input of the interpolation circuit is connected to the inverting input of the first adder stage (24) via a first coefficient multiplier (6), the output of said first adder stage is connected to the inverting input of the second adder stage (25) as well as to the noninverting input of the third adder stage (26) via a second coefficient multiplier (7), the output of the third adder stage is coupled to the non-inverting input of the second adder stage as well as to the input of a further delay circuit (45), the output of said further delay circuit is connected to the non-inverting input of the first adder stage as well as to the inverting input of the third adder stage and the output of the second adder stage constitutes a second output (IC2) of the interpolation circuit.
6. A receiver as claimed in any one of Claims 3 to 5, characterized in that the dematrixing circuit (DEM) comprises first and second signal combination stages, in which first signal combination stage a sum as well as a difference formation of the output

signal samplings of the interpolation circuit is effected, which results in a sum signal and a difference signal, respectively, and in which second signal combination stage a sum and difference formation of said sum and difference signal is effected.

7. A receiver as claimed in Claim 3, 4 or 5, characterized by a halfband high-pass filter circuit (QMF I-RDO) which has the same half-value frequency, order and group delay time with respect to the low-pass filter circuit, and which has a high-pass edge in the amplitude characteristic located in a transition band which corresponds to that of the low-pass filter circuit, while it has the delay compensation and the signal branch of the low-pass filter circuit (QMF I-SMO) in common and is provided with a differential stage for forming the difference between the output sampling values of the delay compensation branch on the one hand and the sum of the output sampling values of the $(2n+1)$ th delay circuit and the first coefficient multiplier (1) on the other hand, an output of the differential stage also constituting an output (RDO) of the halfband high-pass filter circuit.

Patentansprüche

1. Empfänger mit einer Signalstrecke, in der die nachfolgenden Elemente vorgesehen sind: eine Abstimmordnung (T), eine Demodulatorschaltung (FD) zum Liefern eines Stereo-Multiplexsignals mit einem Basisband-Stereo-Summensignal (L+R), einem 19 kHz-Stereo-Piloten und einem einem ausgetasteten 38 kHz Hilfsträger doppelseitenband-amplitidenaufmodulierten Stereo-Differenzsignal (L-R), eine Abtastanordnung (A/D) zur Umwandlung eines analogen Signals in ein zeitdiskretes Signal und einen Stereo-Decoder (SD) zur Zeitmultiplex-Decodierung eines zeitdiskreten Stereo-Multiplexsignals in zeitdiskrete Links- und Rechts-Stereo-Signale, dadurch gekennzeichnet, daß der Stereo-Decoder mit einer zeitdiskreten Halbband-Tiefpaßfilterschaltung (QMF I-SMO) mit endlicher Impulsstoßantwort und einer im wesentlichen konstanten Gruppenlaufzeit, mit einer Tiefpaßflanke in der Amplituden-Übertragungskennlinie in einem Übergangsbereich liegend, versehen ist, das wenigstens einen Teil mit dem Frequenzbereich des genannten modulierten Stereo-Differenzsignals gemeinsam hat und mit einer Halbwertübertragung, die auf der Frequenz des genannten 38 kHz Stereo-Hilfsträgers liegt, dem gegenüber die Tiefpaßflanke im wesentlichen punktsymmetrisch ist, wobei dieser Empfänger zugleich mit einer Interpolations-schaltung (IC) versehen ist, die mit einem Ausgang der Filterschaltung gekoppelt ist zum Umwandeln zeitsequentieller geradzahlgiger und ungeradzahlgiger Abtastwerte des Ausgangssignals der Filter-

schaltung in zeitsequentielle Paare gleichzeitig auftretender Abtastwerte, sowie mit einer an die Interpolationsschaltung gekoppelten Dematrizierungsschaltung (DEM) zur linearen Kombination der genannten Paare von Abtastwerten und zum Ausgleich

2. Empfänger nach Anspruch 1, dadurch gekennzeichnet, daß Interpolationsschaltung (IC) eine Allpaßfilter aufweist für eine amplitudenunabhängige Phasenverschiebung wenigstens eines der genannten geradzahlgigen und ungeradzahlgigen Werte des Ausgangssignals der Tiefpaßfilterschaltung, wobei die Phasenverschiebung die Phasendifferenz zwischen den geradzahlgigen und den ungeradzahlgigen Abtastwerte ausgleicht.
3. Empfänger nach Anspruch 1 oder 2, dadurch gekennzeichnet, daß die Dematrizierungsschaltung (DEM) eine erste und eine zweite Dematrizierungsstufe aufweist, wobei in den beiden Dematrizierungsstufen eine lineare Summen- und Differenzkombination von Abtastwerten durchgeführt wird.
4. Empfänger nach einem der Ansprüche 1 bis 3, dadurch gekennzeichnet, daß die Tiefpaßfilterschaltung (QMF I-SMO) einen Verzögerungsausgleichszweig und einen Signalzweig aufweist zur getrennten Verarbeitung geradzahlgiger und ungeradzahlgiger Eingangssignalabtastwerte, wobei der Verzögerungsausgleichszweig n kaskadengeschaltete Verzögerungsschaltungen (31 - 34) aufweist und der Signalzweig eine Kaskadenschaltung der ersten bis zum $(2n+1)$. Verzögerungsschaltung (35 - 43), sowie parallelgeschaltete erste bis $(n+1)$. Koeffizientenmultiplizierer (1 - 5), wobei zu den in der Zeit symmetrisch um die $(n+1)$. Verzögerungsschaltung liegenden Signalabtastwerten bzw. den Ausgangssignalwerten des ersten bis zum $(n+1)$. Koeffizientenmultiplizierer hinzuaddiert worden sind, wobei diese Filterschaltung eine Addierstufe (10 - 19) aufweist zum gegenseitigen Addieren der Ausgangsabtastwerte des Verzögerungsausgleichszweiges, der $(2n+1)$. Verzögerungsschaltung und des ersten Koeffizientenmultiplizierers (1).
5. Empfänger nach Anspruch 2 bis 4, dadurch gekennzeichnet, daß ein Eingang der Interpolationsschaltung (IC) über eine Verzögerungsschaltung (44) mit einem ersten Ausgang (IC1) der Interpolationsschaltung gekoppelt ist, wobei die Allpaßfilterschaltung eine erste bis dritte Addierstufe (24, 25, 26) aufweist mit je einem invertierenden und einen nicht-invertierenden Eingang und mit einem Ausgang, wobei der Eingang der Interpolationsschaltung über einen ersten Koeffizientenmultiplizierer

(6) mit dem invertierenden Eingang der ersten Addierstufe (24) verbunden ist, wobei der Ausgang der genannten ersten Addierstufe mit dem invertierenden Eingang der zweiten Addierstufe (25) sowie über einen zweiten Koeffizientenmultiplizierer (7) mit dem nicht-invertierenden Eingang der dritten Addierstufe (26) verbunden ist, wobei der Ausgang der dritten Addierstufe mit dem nicht-invertierenden Eingang der zweiten Addierstufe sowie mit dem Eingang einer weiteren Verzögerungsschaltung (45) verbunden ist, wobei der Ausgang der genannten weiteren Verzögerungsstufe mit dem nicht invertierenden Eingang der ersten Addierstufe sowie mit dem invertierenden Eingang der dritten Addierstufe verbunden ist und der Ausgang der zweiten Addierstufe einen zweiten Ausgang (IC2) der Interpolationsschaltung bildet.

6. Empfänger nach einem der Ansprüche 3 bis 5, dadurch gekennzeichnet, daß die Dematrizierungsschaltung (DEM) eine erste und eine zweite Signalkombinierschaltung aufweist, wobei in der ersten Signalkombinierschaltung eine Summen- sowie eine Differenzbildung der Ausgangssignalabtastwerte der Interpolationsschaltungen durchgeführt wird, was zu einem Summensignal bzw. einem Differenzsignal führt, und wobei in der zweiten Signalkombinierschaltung eine Summen- und eine Differenzbildung des genannten Summen- und Differenzsignals durchgeführt wird.
7. Empfänger nach Anspruch 3, 4 oder 5, gekennzeichnet durch eine Halbband-Hochpaßfilterschaltung (QMF I-RDO), die gegenüber der Tiefpaßfilterschaltung dieselbe Halbwertfrequenz, dieselbe Ordnung und dieselbe Gruppenlaufzeit hat und mit einer Hochpaßflanke in der Amplitudenkennlinie in einem Übergangsbereich, die der der Tiefpaßfilterschaltung entspricht, den Verzögerungsausgleichszweig und den Signalzweig der Tiefpaßfilterschaltung (QMF I-SMO) gemeinsam hat und mit einer Differenzstufe versehen ist zum Bilden der Differenz zwischen den Ausgangsabtastwerten einerseits des Verzögerungsausgleichszweiges und andererseits der Summe der Ausgangsabtastwerte der $(2n+1)$. Verzögerungsschaltung und des ersten Koeffizientenmultiplizierers (1), wobei ein Ausgang der Differenzstufe zugleich einen Ausgang (RDO) der Halbband-Hochpaßfilterschaltung bildet.

Revendications

1. Récepteur ayant un trajet de signal contenant un tuner (T), un circuit démodulateur (FD) pour délivrer un signal multiplex stéréo comprenant un signal de somme stéréo en bande de base ($G + D$), un signal pilote stéréo à 19 kHz et un signal de différence sté-

- réo (G - D) qui est modulé en amplitude à bande latérale double sur une sous-porteuse de 38 kHz supprimée, un échantillonneur (A/D) pour convertir un signal analogique en un signal discret dans le temps et un décodeur stéréo (SD) pour décoder par multiplexage temporel un signal multiplex stéréo discret dans le temps en signaux stéréo de gauche et de droite discrets dans le temps, caractérisé en ce que le décodeur stéréo comprend un circuit de filtrage passe-bas à demi-bande discret dans le temps (QMF I-SMO) ayant une réponse impulsionnelle finie et un temps de retard de groupe sensiblement constant, avec un flanc passe-bas dans la caractéristique de transfert d'amplitude située dans une bande de transition qui a au moins une partie en commun avec la plage de fréquences dudit signal de différence stéréo modulé et avec un transfert de demi-valeur qui est situé à la fréquence de ladite sous-porteuse stéréo de 38 kHz par rapport à laquelle le flanc passe-bas présente en substance une symétrie ponctuelle, ledit récepteur comprenant également un circuit d'interpolation (IC) qui est couplé à la sortie du circuit de filtrage pour convertir des valeurs d'échantillonnage paires et impaires séquentielles dans le temps du signal de sortie du circuit de filtrage en paires séquentielles dans le temps de valeurs d'échantillonnage produites simultanément, et un circuit de dématricage (DEM) couplé au circuit d'interpolation pour effectuer une combinaison linéaire desdites paires de valeurs d'échantillonnage et une compensation de la diaphonie entre les signaux stéréo de gauche et de droite due au circuit de filtrage.
2. Récepteur selon la revendication 1, caractérisé en ce que le circuit d'interpolation (IC) comprend un filtre passe-tout pour un décalage de phase indépendant de l'amplitude d'au moins une desdites valeurs d'échantillonnage paires et impaires du signal de sortie du circuit de filtrage, ledit décalage de phase compensant la différence de phase entre les valeurs d'échantillonnage paires et impaires.
 3. Récepteur selon la revendication 1 ou 2, caractérisé en ce que le circuit de dématricage (DEM) comprend un premier et un deuxième étages de dématricage, dans lesquels est réalisée une combinaison linéaire de somme et de différence des valeurs d'échantillonnage.
 4. Récepteur selon l'une quelconque des revendications 1 à 3, caractérisé en ce que le circuit de filtrage passe-bas (QMF I-SMO) comprend une branche de compensation de retard et une branche de signaux pour traiter séparément des échantillonnages de signaux d'entrée pairs et impairs, la branche de compensation de retard comprenant un nombre de n circuits à retard (31 à 34) agencés en cascade et la

branche de signaux comprenant un circuit en cascade du premier jusqu'au $(2n+1)^{\text{ème}}$ circuits à retard (35 à 43), ainsi que du premier jusqu'au $(n+1)^{\text{ème}}$ multiplicateurs de coefficients parallèles (1 à 5), les valeurs des signaux de sortie du premier jusqu'au $(n+1)^{\text{ème}}$ multiplicateurs de coefficients étant ajoutées aux échantillonnages de signaux qui sont situés symétriquement dans le temps autour du $(n+1)^{\text{ème}}$ circuit à retard, ledit circuit de filtrage ayant un étage additionneur (10 à 19) pour additionner mutuellement les valeurs d'échantillonnage de sortie de la branche de compensation de retard, du $(2n+1)^{\text{ème}}$ circuit à retard et du premier multiplicateur de coefficients (1).

5. Récepteur selon l'une quelconque des revendications 2 à 4, caractérisé en ce qu'une entrée du circuit d'interpolation (IC) est couplée à une première sortie (IC1) du circuit d'interpolation via un circuit à retard (44), le dispositif de filtrage passe-tout comprend un premier à un troisième étages additionneurs (24, 25, 26) ayant chacun une entrée inverseuse et une entrée non inverseuse et une sortie, l'entrée du circuit d'interpolation est connectée à l'entrée inverseuse du premier étage additionneur (24) via un premier multiplicateur de coefficients (6), la sortie dudit premier étage additionneur est connectée à l'entrée inverseuse du deuxième étage additionneur (25) ainsi qu'à l'entrée non inverseuse du troisième étage additionneur (26) via un deuxième multiplicateur de coefficients (7), la sortie du troisième étage additionneur est couplée à l'entrée non inverseuse du deuxième étage additionneur ainsi qu'à l'entrée d'un autre circuit à retard (45), la sortie dudit autre circuit à retard est connectée à une entrée non inverseuse du premier étage additionneur ainsi qu'à l'entrée inverseuse du troisième étage additionneur et la sortie du deuxième étage additionneur constitue une deuxième sortie (IC2) du circuit d'interpolation.
6. Récepteur selon l'une quelconque des revendications 3 à 5, caractérisé en ce que le circuit de dématricage (DEM) comprend un premier et un deuxième étages de combinaison de signaux sachant que, dans le premier étage de combinaison de signaux, une formation de somme et une formation de différence des échantillonnages des signaux de sortie du circuit d'interpolation sont effectuées, ce qui entraîne l'obtention d'un signal de somme et d'un signal de différence, respectivement, et que, dans le deuxième étage de combinaison de signaux, une formation de somme et une formation de différence dudit signal de somme et dudit signal de différence sont effectuées.
7. Récepteur selon la revendication 3, 4 ou 5, caractérisé par un circuit de filtrage passe-haut à demi-

bande (QMF I-RDO) qui a la même fréquence de
demi-valeur, le même ordre et le même temps de
retard de groupe que le circuit de filtrage passe-bas,
et qui a un flanc passe-haut dans la caractéristique
d'amplitude située dans une bande de transition qui
correspond à celle du circuit de filtrage passe-bas,
tandis qu'il a la branche de compensation de retard
la branche de signaux du circuit de filtrage passe-
bas (QMF I-SMO) en commun et qu'il est pourvu
d'un étage différentiel pour former la différence en-
tre les valeurs d'échantillonnage de sortie de la
branche de compensation de retard, d'une part, et
la somme des valeurs d'échantillonnage de sortie
du $(2n+1)^{\text{ème}}$ circuit à retard et du premier multipli-
cateur de coefficients (1), d'autre part, une sortie de
l'étage différentiel constituant également une sortie
(RDO) du circuit de filtrage passe-haut à demi-ban-
de.

20

25

30

35

40

45

50

55



FIG.3






FIG. 2

THIS PAGE BLANK (USPTO)